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Abst rac t  
I n  r e c e n t  yea r s ,  an  important development i n  t h e  organi- 
z a t i o n  of computer memories has  been t h e  u s e  o f  a s t o r a g e  
h i e ra rchy  on t h e  nanosecond/microsecond level  and more speci-  
f i c a l l y  of a very  high-speed semiconductor memory as a buf fe r  
t o  t h e  main memory of t h e  computer system. This  r e p o r t  
desc r ibes  a memory-buffer o rgan iza t ion  and i t s  ope ra t ion  
similar t o  t h a t  implemented i n  t h e  IBM System/360 model 85. 
The Computer Design Language is  employed t o  desc r ibe  t h e  
d e t a i l s  of t h e  f u n c t i o n a l  o rgan iza t ion  and of the s e q u e n t i a l  
ope ra t ion  of t h e  b u f f e r  i n  a concise  and p r e c i s e  manner. 
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CDL Desc r ip t ion  of a Memory Buffer  Organizat ion 
by Yaohan Chu* 
Storage  h i e ra rchy  i n  the form of a r e l a t i v e l y  f a s t  bu t  r e l a t i v e l y  
s m a l l  main memory such as a magnetic-core memory and a r e l a t i v e l y  slow 
but  r e l a t i v e l y  l a r g e  mass s t o r a g e  such as a magnetic drum o r  d i s k  s t o r a g e  
has  been employed ever s i n c e  t h e  l a rge - sca l e  d i g i t a l  computer system w a s  
f i r s t  b u i l t .  The b a s i c  i d e a  behind such a s t o r a g e  h ie rarchy  i s  t o  have the  
mass s t o r a g e  provide t h e  necessary  s t o r a g e  capac i ty  and t h e  memory g i v e  t h e  
des i r ed  processing speed. Such a s t o r a g e  h i e ra rchy  i s  a t  a microsecond/ 
mi l l i second l e v e l .  
An important development i n  memory o rgan iza t ion  dur ing  t h e  las t  several 
yea r s  is  t o  extend t h e  above i d e a  of s t o r a g e  h i e ra rchy  t o  a nanosecond/ 
microsecond l e v e l .  This  i d e a  i n  t h e  embryonic form w a s  implemented i n  a 
number of computers [l], [3],  [ 4 ]  by us ing  r e g i s t e r s  o r  even a very  small- 
capac i ty  memory, It w a s  proposed by Bloom, etc.  [ 2 ]  i n  1962 and Lee [ 5 ]  
i n  1963 as a "look-aside memory" and by Wilkes / 7 ]  i n  1965 as a slave 
memory. 
model 85 computer [ll] where the b u f f e r  i s  c a l l e d  t h e  "cache" and i s  t r ans -  
It w a s  f i r s t  implemented as a memory b u f f e r  i n  t h e  IBM System/360 
parent  t o  t h e  programmer. 
This  r e p o r t  desc r ibes ,  by t h e  Computer Design Language o r  CDL [ 1 4 ] ,  
a memory b u f f e r  o rgan iza t ion  and ope ra t ion  similar t o  t h a t  implemented i n  
the  IBM System/360 model 8 5 ,  
*Computer Science Center,  Univers i ty  of Maryland, College Park,  Md. 20742,  
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Fig. 1 Memory Buffer ing  
addres s  t. -.<-_ ~ . .  
0 9 10 1 3  14 15 
(a) main memory address  format 
0 3 4  7 8  9 
(b) b u f f e r  memory address  format 
Fig. 2 Memory address  formats 
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1, Memory b u f f e r i n g  
Conventionally,  t h e  main memory of a computer system is  r e f e r -  
enced by the CPU, one memory word a t  a t i m e ;  t h e  process ing  i n  t h e  CPU 
is  l imi t ed  by t h e  speed of t h e  main memory. This l i m i t a t i o n  has  become 
more c r i t i ca l  as t h e  capac i ty  of t h e  main memory becomes l a r g e r  and 
l a r g e r  and the speed f a s t e r  and faster. 
I f  a small-capaci ty  memory which i s  one o rde r  of magnitude f a s t e r  
than t h e  main memory i s  used as a b u f f e r ,  as shown i n  F igure  1, the 
processing i n  t h e  CPU could be g r e a t l y  speeded up because the number of 
main memory r e fe rences  can be sha rp ly  reduced due t o  t h e  fol lowing 
reasons : 
(a )  The t r a n s f e r  from the main memory t o  t h e  b u f f e r  memory can be  made 
a b lock  ( i e e e 9  several words) a t  a t i m e .  I f  the main memory has a 
multiple-way i n t e r l e a v i n g ,  t h e  b lock  of words can be t r a n s f e r r e d  i n  
one main-memory cyc le  t i m e .  
(b) The block  t r a n s f e r  may p r e f e t c h  t h e  d e s i r e d  words i n t o  t h e  b u f f e r  
memory and make them a v a i l a b l e  t o  the CPU because t h e r e  is  a g r e a t  
p r o b a b i l i t y  that the o the r  words of a re ferenced  block would be  soon 
needed 
(c )  The words i n  the b u f f e r  memory may be  used s e v e r a l  times due t o  
i t e r a t i v e  loops and subrout ines  i n  a program, thus  g r e a t l y  reducing 
the need f o r  memory r e fe rences  from t h e  main memory, 
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2. Organizat ion 
2 . 1  Memories 
I n  t h i s  d e s c r i p t i o n  t h e  main memory and the b u f f e r  memory are chosen 
The main memory has  a cyc le  t i m e  with t h e  c h a r a c t e r i s t i c s  shown i n  Table 1, 
of one microsecond, a d a t a  t r a n s f e r  width (ice*$ word length)  of 128  b i t s ,  
and a capac i ty  of 64K (where K r e p r e s e n t s  a m u l t i p l i e r  of 1,024) 128-bit  
words; i t  i s  four-way in t e r l eaved .  The b u f f e r  memory has  a cyc le  t i m e  of 
80 nanoseconds, a d a t a  t r a n s f e r  width of 128 b i t s ,  and a capac i ty  of 1,024 
words. Both memories are d iv ided  i n t o  four-word blocks;  thus ,  t h e r e  are 
16K blocks i n  t h e  main memory and 256 blocks i n  t h e  b u f f e r  memory.. 
16 contiguous blocks form a page; thus ,  t h e r e  are LK pages i n  the main 
memory and 16  pages i n  t h e  b u f f e r  memory. 
memory and t h e  b u f f e r  memory i s  one block a t  a time; d a t a  t r a n s f e r  between 
t h e  b u f f e r  memory and t h e  CPU is  one word a t  a time, The main memory re- 
quFres a 16-bft  address ,  wh i l e  t h e  b u f f e r  memory a 10-bit  address;  their 
formats  are shown i n  F igure  2 .  
page address ,  a 4 - t i t  b lock  address ,  and a 2-bit  word address.  The b u f f e r  
Every 
Data t r a n s f e r  between the main 
The main memory address  c o n s i s t s  of a 10-bi t  
memory address  format is  i d e n t i c a l  except t h a t  t h e  page address  i s  4-bi t .  
For t h e  o rgan iza t ion  t o  be descr ibed  he re ,  i t  i s  assumed that t h e  
f i r s t  page of t h e  main memory does no t  exis t ;  t hus ,  page address  0 of t h e  
main memory should no t  occur .  
2,2 Reg i s t e r s  P ,  Q p  and V 
A s  mentioned, bo th  t h e  main memory and t h e  b u f f e r  memory are d iv ided  
i n t o  pages,  During ope ra t ion ,  1 6  of t h e  1,023 pages of the main memory are 
s to red  i n  the 16  pages of the b u f f e r  memory, These 16  pages are tagged by 
t h e i r  main-memory page addresses  i n  an  a r r a y  of 16  page-address r e g i s t e r s .  
This  arrangement of page mapping and page-address tagging i s  i l l u s t r a t e d  











































































































































































































F ig .  3 Mapping between t h e  pages i n  t h e  main memory and 
those  in  t h e  b u f f e r  memory 
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A s  a l s o  mentioned, each page i n  t h e  main memory and b u f f e r  memory 
i s  divided i n t o  16 blocks.  
i l l u s t r a t e d  i n  F igure  4 where each b lock  is  f u r t h e r  d iv ided  i n t o  fou r  words 
(not  shown). Associated wi th  each page of t he  b u f f e r  memory are, as a l s o  
shown i n  F igure  4 ,  a r e g i s t e r  which ho lds  a 10-bi t  page address  of t h e  main 
memory, a 16-bi t  b lock  v a l i d i t y  r e g i s t e r  whose 16  b i t s  s t o r e  t h e  s t a t u s  
(1 means v a l i d )  of t h e  16 blocks of t h e  page, a r e g i s t e r  which holds  a 
4-bit  page address  of t h e  bu f fe r  memory.. Since t h e r e  are 16  pages i n  t h e  
b u f f e r  memory, t h e r e  is  an a r r a y  of 1 6  page-address r e g i s t e r s  P ,  an  a r r a y  
of 16  v a l i d i t y  r e g i s t e r s  V, and an a r r a y  of 16  page-address r e g i s t e r s  Q .  
Thus, one v a l i d i t y  r e g i s t e r ,  one main-memory page address  r e g i s t e r ,  and 
one buffer-memory page address  r e g i s t e r  are as soc ia t ed  wi th  one page of t h e  
b u f f e r  memory. 
The 16 b locks  i n  a page of  t h e  b u f f e r  memory are 
A s  mentioned above, a s soc ia t ed  w i t h  each page of t h e  b u f f e r  memory 
i s  a p a i r  of r e g i s t e r s  P and Q .  The P r e g i s t e r  s t o r e s  t h e  main-memory page 
address  of t h e  page i n  t h e  bu f fe r  memory; t h e  Q r e g i s t e r  s t o r e s  t h e  buf fer -  
memory page address  where t h i s  page i n  t h e  bu f fe r  memory i s  s to red .  
is  i l l u s t r a t e d  i n  t h e  diagram i n  v igu re  5. Note that t h e  numbers shown i n  
t h e  b u f f e r  memory are main-memory page addresses ;  they should be t h e  pages 
themselves addressed by t h e s e  page addresses ,  Furthermore, t hese  pages i n  
t h e  b u f f e r  memory may have p a r t i a l l y  been s t o r e d  i n  the  b u f f e r  memory as 
w i l l  be f u r t h e r  descr ibed .  
2 , 3  A c t i v i t y  l i s t  
This 
The a r r a y  of page-address r e g i s t e r s  P are made t o  perform three 
func t ions ,  The f i r s t  func t ion ,  as mentioned, is to store t h e  page addresses  
of those  1 6  pages i n  t h e  main memory t h a t  are ( p a r t i a l l y  o r  completely) i n  
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block  0 
ma i n  -memory 
page-addres s 
r e g i s t e r  
buf f  er-memory 
page-address 
r e g i s t e r  
block 14  
b lock  15 
one page 
b i t  for b lock  0 
b i t - f o r  b lock  15 
v a l i d i t y  r e g i s t e r  
V (. fl 0 -1 5) 
Fig .  4 Blocks i n  a page and the a s s o c i a t e d  P, Q and V r e g i s t e r s  
(16 b locks  in a page and 4 words i n  a block)  
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Fig .  5 Trans l a t ion  between main-memory page addresses  
and buffer-memory page addresses  by a r ray-  
r e g i s t e r s  P and Q. 
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t h e  b u f f e r  memory. 
a s s o c i a t i v e  memory so that, g iven  a page address ,  simultaneous comparisons 
with t h e  addresses  i n  a r r a y  P are made; t hose  matched are ind ica t ed  i n  t h e  
a s soc ia t ed  match r e g i s t e r  M, The t h i r d  func t ion  i s  t o  s t o r e  an a c t i v i t y  
- l ist ; t h e  page address  which is  t h e  most r e c e n t  referenced by t h e  CPU is  
placed a t  the top  of t h e  l i s t ,  whi le  the page address  whose page i n  the 
b u f f e r  memory i s  next  t o  be  rep laced  is  s t o r e d  at t h e  bottom of t h e  l i s t ,  
The second func t ion  i s  t o  make a r r a y  P work as an  
2.4  Configurat ion d e s c r i p t i o n  
The above-described conf igu ra t ion  i s  shown i n  t h e  b lock  diagram i n  
Figure 6.  Main memory MI4 i s  a s soc ia t ed  wi th  address  r e g i s t e r  MAR, b u f f e r  
r e g i s t e r  MBR, and read and w r i t e  c o n t r o l  r e g i s t e r s  READ and WRITE. Buffer  
memory BM i s  a s s o c i a t e d  wi th  address  r e g i s t e r  BAR, b u f f e r  r e g i s t e r  BBR, 
and read  and write c o n t r o l  r e g i s t e r  RB and WB, The e f f e c t i v e  address ,  t h e  
d a t a  word, and t h e  read-wri te  command a l l  from t h e  CPU are s t o r e d  i n  r e g i s -  
ters S, DATA and RW, r e s p e c t i v e l y .  I n  a d d i t i o n ,  r e g i s t e r  C s e rves  as a 
counter ,  and r e g i s t e r  B is  used t o  c o n t r o l  t h e  b u f f e r  access sequence as 
w i l l  be f u r t h e r  descr ibed .  
fol lowing CDL s ta tements ,  
This  conf igu ra t ion  i s  now descr ibed  by the 
MM(0-65535 ,O-127) 
Array-regis ter 
BAR( 0 -9 ) 1 
BM(0-1023,0-127) 
n C(0-1) 
Array-reg is t er 
Fig .  6 A conf igu ra t ion  o f  memory b u f f e r i n g  
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comment conf igura t ion  of  buffer-memory access sequence 
comment, b u f f e r  c o n t r o l  r e g i s t e r s  
Array- reg is te r  P(0-15 $0-9) $main-memory page -addr ess a r r ay  - reg i  s ter 
Q(0-15 ,O-3) $buf fer-memory page-address a r r ay - reg i s t  
V(0-15 ,O-15) , $Block v a l i d i t y  a r r a y - r e g i s t e r  
Reg i s t e r  M(0-15) $match r e g i s t e r  f o r  P a r r ay - reg i s t e r  
B ,  $buffer-access  c o n t r o l  r e g i s t e r  
Encoder, N ( 0-3) =M $encode match r e g i s t e r  
comment CPU r e g i s t e r s  
Reg i s t e r  S(0-15) $CPU e f f e c t i v e  address  r e g i s t e r  
DATA(0-127), $CPU d a t a  r e g i s t e r  
RW, $cPu read-write command r e g i s t e r  
s u b r e g i s t e r ,  S(PA, BA,WA)=S(O-9,10-13,14-15] 
comment, main and b u f f e r  memory and t h e i r  a s soc ia t ed  r e g i s t e r s  
Regis te r  MAR(0-15) $main-memory address  r e g i s t e r  
MBR(0-127) $main-memory b u f f e r  r e g i s t e r  
READ, $main -memory read command 
WRITE $main-memory w r i t e  command 
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BAR(0-9) $buffer-memory address register 
BBR(0-127) $buff er-memory buffer register 
R B 9  $buffer-memory read command 
WB, $buff er-memory write command 
Memory MM(PIAR)=MM(1-65535 $0-127) 
-cir V(O-19)) 
I F  (M(2)=1) THEN (P(0-2,)f--cir P(0-2,) ,Q(0-2,)<--cir Q(0-2,) 
THEN (P (0-15 14--cir P (0-15 ,) $Q (0-15 a )g--cir Q (0-15 ,) 
V(O-l5,)4--cir V(0-15,)) 
Operator, J(O-15)$--K(O-15,) match L 
Register L(0-9) 9 
Array-register K(0-15 $0-9) , 
/begin/ J(O)<--(K(O,O)@L(O))*(K(O,1)BL(1))*. .*(K(099)@L(9)) 
J(l)~--(K(l,O)@L(O))*(K(l~l)@L(l))*, e ., e .*(K(199)@L(9)) 
J(15)4--(K(15,B)OL(O)*(K(15,l)@L(1))*. 9 ). r r  .*(K(15,9)@L(g)) 
end of operator 
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The above encoder encodes t h e  con ten t s  of match r e g i s t e r  M i n t o  
a buffer-memory page addressa 
t h e  a c t i v i t y  list as w i l l  be f u r t h e r  descr ibed ,  
is  def ined i n  order t o  p e r f o m  the match between t h e  given main-memory 
page address  aad those  1 6  addresses  i n  t h e  P r e g i s t e r s ,  
The above UPDATE micro-operations update  
The above opera tor  match 
3 .  Buffer  Access 
3 1 Access s q u e n c e  
The sequence f o r  access ing  a. word from t h e  b u f f e r  memory is  descr ibed  
i n  t h e  flow c h a r t  of F igure  7 *  When t h e  CPU r e q u e s t s  a memory r e fe rence ,  
t h e  e f f e c t i v e  address  is t r a n s f e r r e d  t o  the  main memory,> The a r r a y  of r e g i s -  
ters P is  then  searched f o r  t h e  e f f e c t i v e  gage ad.dress, 
For a read  ope ra t ion ,  i f  t h e  page i s  a c t i v e ,  t h e  gage address  i s  p a t  
on t h e  top  of the a c t i v i t y  l i s t ;  i f  t h e  page i s  not a c t i v e ,  remove t h e  page 
address  a t  t h e  bottom of the a c t i v i t y  l i s t ,  pu t  t h e  new page address  Ea! t h e  
top ,  and reset t h e  a s soc ia t ed  v a l i d i t y  r e g i s t e r  t o  0 t o  ind . ica te  t h a t  none 
of t h e  16 blocks of t h e  page i n  t h e  b u f f e r  memory has been loaded from the 
main memory, En e i t h e r  case, t h e  v a l i d i t y  b i t  a s soc ia t ed  wi th  t h e  e f f e c t i v e  
block address  is  t e s t e d ,  I f  t h e  v a l i d i t y  b i t  is 1, t h e  b lock  is  i n  t h e  
b u f f e r  memory; and t h e  word i s  next  read out  of t h e  b u f f e r  memory. I f  t h e  
v a l i d i t y  b i t  is  0,  t h e  block (not the page) is next  loaded. from t h e  main 
memory i n t o  t h e  b u f f e r  memory and dur ing  t h e  loading  %be f i r s t  word  from t he  
main memory i s  a l s o  t r a n s f e r r e d  t o  t h e  CPU, 
For a write ope ra t ion ,  t h e  word is always w r i t t e n  i n t o  the main memory, 
t h i s  i s  knawn as "s torage  I f  t h e  page i s  a c t i v e ,  the word i s  a l s o  
w r i t t e n  i n t o  t h e  b u f f e r  memory and the a c t i v i t y  l ist  i s  updated, The 
purpose of w r i t i n g  i n t o  bo th  memories is  due t o  t h e  f a c t  that t h e  input -  
ou tput  channels  a l s o  communicate wi th  t h e  main meaory, 
3,2 Sequence c h a r t  
The s e q u e n t i a l  opera t ions  i n  accessing t h e  buffer memory a r e  organized  
as a sequence, c a l l e d  t h e  buffer-access  sequence, which i s  con t ro l l ed  
by r e g i s t e r  B ,  The buffer-access  sequence is  shown in t he  s e q u e x e  chart o €  
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Entry 
1 t r a n s f e r  e f f e c t i v e  addres s  t o  main 
1 memory address  register 
L.+-.----- . _ _  -.- 
remove page address  a t  bottom 
of a t t i v i t y  list and put  new 
put the page address  on 
top  of t h e  a c t i v i t y  l i s t ,  
-.- _ _  --- j page address  on i t s  tog  r f -- 




I A” ^_.C_.l.I..” -_-_ update  t h e  
a c t i v i t y  l i s t  t 16 v a l i d i t y  b i t s  t o  0 
Fig .  7 
read t h e  word from 
b u f f e r  memory t o  CPU 




r e t u r n  
Flow c h a r t  of read  and w r i t e  ope ra t ions  
wi th  memory buf fek ing  
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Figure 8. 
t h e r e  i s  one, and the read-wri te  command are i n i t i a l l y  p laced  by the CPU 
i n  r e g i s t e r s  S, DATA and RW, r e s p e c t i v e l y .  
It is  assumed t h a t  t h e  e f f e c t i v e  address ,  the d a t a  word i f  
It has been assumed t h a t  
main-memory page address  0 does no t  occur .  
A s  shown i n  F igure  8 when r e g i s t e r  B i s  set t o  1, t h e  buffer-access  
sequence i s  a c t i v a t e d .  
f e r r e d  t o  t h e  main-memory address  r e g i s t e r  MAR. The P r e g i s t e r s  are now 
searched f o r  t h e  e f f e c t i v e  page address  i n  s u b r e g i s t e r  S(PA); those  matched 
are marked i n  match r e g i s t e r  M. A t  t h i s  p o i n t  f u r t h e r  ope ra t ions  depend on 
whether a read  o r  a w r i t e  ope ra t ion  is  requested by the CPU. 
I f  i t  is  a w r i t e  opera t ion ,  t h e  d a t a  word i n  t h e  DATA r e g i s t e r  is  
s to red  i n t o  t h e  main memory and, i f  match r e g i s t e r  PI does n o t  con ta in  0,  t h e  
a c t i v i t y  l i s t  i s  updated by p l ac ing  t h e  matched page address  on t h e  top  of 
the l i s t  as w i l l  be  f u r t h e r  desc r ibed ,  and the d a t a  word is a l s o  s t o r e d  i n t o  
t h e  b u f f e r  memory. 
now completed. 
The e f f e c t i v e  address  i n  r e g i s t e r  S i s  t r ans -  
Reg i s t e r s  B and M are next  reset t o  0, The sequence i s  
I f  i t  i s  a read  opera t ion ,  match r e g i s t e r  EVI i s  t e s t e d  t o  determine 
whether t h e  page is active. I f  t h e  page i s  n o t  active, bo th  a r r a y s  of r eg i s -  
ters P and V are r i g h t - s h i f t e d  and t h e  a r r a y  of r e g i s t e r s  Q i s  c i r c u l a r l y  
r i g h t - s h i f t e d .  
e f f e c t i v e  page address  on t h e  top of the a c t i v i t y  l ist  and removes t h e  page 
address  at the bottom of the l is t ;  t h i s  is  i l l u s t r a t e d  i n  t h e  diagram of 
The manner i n  which the P r e g i s t e r s  are s h i f t e d  p u t s  t h e  
F igure  9(a). 
address  of the newly a v a i l a b l e  b u f f e r  memory page a t t ached  t o  the e f f e c t i v e  
page address  now a t  t h e  top  of t h e  a c t i v i t y  l i s t .  The manner i n  which t h e  
V r e g i s t e r s  are s h i f t e d  rests t o  0 t h o s e  block v a l i d i t y  b i t s  a s soc ia t ed  wi th  
The manner i n  which t h e  Q r e g i s t e r s  are s h i f t e d  makes t h e  
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F i g .  8 (continued) 
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the e f f e c t i v e  page address .  
ope ra t ions  as def ined  by t h e  block s ta tement  i n  s ta tements  (1) are 
c a r r i e d  out .  
the top of t h e  a c t i v i t y  l i s t  and move the in te rvening  page addresses  
down one p o s i t i o n ;  t h i s  is  i l l u s t r a t e d  i n  t h e  diagram of F igure  9(b). 
(These are a l s o  the micro-operations that are requi red  to update  the 
a c t i v i t y  l i s t  dur ing  a w r i t e  ope ra t ion  i f  r e g i s t e r  M does n o t  con ta in  0.) 
While t h e  page addresses  i n  the  P r e g i s t e r s  are being moved, t h e  v a l i d i t y  
I f  the page i s  active, the UPDATE micro- 
These micro-operations move t h e  matched page address  t o  
b i t s  i n  r e g i s t e r s  V and t h e  buffer-memory page addresses  i n  r e g i s t e r s  Q are 
s i m i l a r l y  moved. The manner of bandl ing t h e  a c t i v i t y  l i s t  as i l l u s t r a t e d  
i n  t h e  diagrams of F igure  9 makes t h e  least active page address  d r i f t  down 
t o  t h e  bottom of t h e  l ist  and even tua l ly  be d isp laced  i f  that page address  
has been longes t  without  being re ferenced .  
A f t e r  t h e  a c t i v i t y  list i s  updated as a r e s u l t  of t h e  r eques t  being a 
read opera t ion ,  the v a l i d i t y  b i t  s p e c i f i e d  by the b lock  address  i n  s u b r e g i s t e r  
S(BA) i s  t e s t e d .  Since t h e  exact v a l i d i t y  b i t  depends on the p a r t i c u l a r  block 
address ,  t h i s  v a l i d i t y  b i t  is  addressed by t h e  fol lowing symbolic s u b s c r i p t ,  
V(O,S(BA))-  
The above manner of addressing t h i s  p a r t i c u l a r  v a l i d i t y  b i t  i s  equiva len t  t o  
t h e  d e s c r i p t i o n  by t h e  fol lowing 1 6  cond i t iona l  micro-statements,  
I F  (S(BA)=O) THEN (V(0,O) # . .  . e e e . .  @ .  e .I , 
IF  (S(BA)=l) THEN (V(0,l) a * .  a e e a I) e .) 
.. e . . . . . . . 0 0 . . . e . . . . ~ ~ ~ ~ . ~ ~ ~ ~ ~ ~ ~ . . ~ ~ . ~ ~ * ~ ~ . ~  
I F  (S(BA)=15) THEN (V(0,lS)). a e e * .  . a a 
. which are too lengthy  t o  be  des i r ed .  I f  the v a l i d i t y  b i t  is 1, t h e  b lock  of 
- 21 - 
e f f e c t i v e  addres s  r e g i s t e r  S 





Array- reg is te r  P 
(a) put t h e  new page address  a t  the top  of  t h e  a c t i v i t y  l i s t  
\ 




Array-regis ter P 
(b) pu t  t h e  matched page address  a t  the  top of t h e  a c t i v i t y  l i s t  
F ig .  9 Two ways of updating t h e  a c t i v i t y  l i s t  
' - 2 2 -  
words i s  i n  the b u f f e r  memory and t h e  p a r t i c u l a r  word i n  t h e  b u f f e r  memory 
i s  read  ou t  i n t o  t h e  DATA r e g i s t e r .  
by us ing  the con ten t s  of r e g i s t e r  Q ( 0 )  
s u b r e g i s t e r  S(BA,WA) as t h e  block address  and t h e  word address .  If t h e  
v a l i d i t y  b i t  is  0, t h e  block of words is not  i n  t h e  b u f f e r  memory; t h i s  
block of words i s  now loaded i n t o  t h e  memory and t h e  v a l i d i t y  b i t  is  set 
t o  1. During t h e  loading counter  C i s  used t o  count the number of words, 
and t h e  f i r s t  word from the main memory i s  a l s o  t r a n s f e r r e d  t o  t h e  CPU i n  
order  t o  reduce t h e  access  time. Reg i s t e r s  B and M are next  reset t o  0. 
The sequence i s  now completed. 
The b u f f e r  memory address  is formed 
as the page address  and the contents  
* 
- 23 - 
3 . 3  Sequence DeScriDtiOn 
The buffer-access  sequence i n  Fig.  8 is  now descr ibed by the  
following procedural  s ta tements .  
comment , buff  er-memory access sequence begins  h e r e  
/w/ IF  (B=O) THEN (GOTO W ) ;  
comment, t r a n s f e r  effective address  t o  address  r e g i s t e r s  
MAR<--S; 
comment, page sea rch  i n  a r r a y - r e g i s t e r  P 
M(O-15)+-P(O-15,) match S(PA); 
comment, determine read  o r  w r i t e  
IF (RW=l) THEN (GOTO Y ) ;  
comment, micro-operations f o r  a read ope ra t ion  
/u/ IF (M=O) THEN (S(PA)-PQ--shr S(PA)-P, Q<--cir Q,  V<--shr V) 
ELSE (DO WDATE); 
Comment, test b lock  v a l i d i t y  b i t  
IF  (V (0 S (BA) =1) THEN (GOTO X) ELSE (V (0, S (BA) )<--1 , C<--O) ; 
comment, l oad  the b lock  t o  the b u f f e r  memory 
/R/  READ+-1, CG-countup C ;  
- 24 - 
MBR(--MM(MAR) BAR -Q (0 ) -S (BA, WA) ; 
BERG-MBR, WB4--1; 
BM(BAR)<--BBR , I F  (GI) THEN (DATA+-BBR) ; 
I F  (C=O) THEN ( B A R ( ~ - ~ ) G - c o L I I ~ ~ u ~  BAR(8-9) ,  
M A R ( ~ ~ - ~ ~ ) < - - c o u I I ~ u ~  MAR(14-15) GOTO R) 
ELSE (GOTO Z )  ; 
comment, read t h e  word form t h e  b u f f e r  memory 
/x/ BAR<--Q(O,)-S(BA,WA) ; 
BBR<--BM(BAR) ; 
DATA<--BBR, GOTO Z ;  
comment, micro-operat ions f o r  a w r i t e  opera t ion  
/y / I F  (M#Q) THEN (DO UPDATE); 
MJ3RG-DATA, IF  (M#O) THEN (BBRG-DATA) ; 
WRITE&--l, I F  (M#O) T€EN (WE<--l) ; 
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